Vidyalelo
ECE · Q95

Embedded Systems

Engineering and GATE · ECE · question 95

Q95

How instructions and data are accessed to pipeline stages of 80486 processor?

A.
Through internal unified cache
Answer
B.
Through external unified cache
C.
Through external cache
D.
Through multiple caches

Answer: Option A

Solution

Answer: Option A
No explanation is given for this question Let's Discuss on Board