Vidyalelo
Computer Science · Q572

Computer Architecture

Engineering and GATE · Computer Science · question 572

Q572

In the output interface of the parallel port, along with the valid signal . . . . . . . . is also sent.

A.
Data
B.
Idle signal
Answer
C.
Interrupt
D.
Acknowledge signal

Answer: Option B

Solution

Answer: Option B
No explanation is given for this question Let's Discuss on Board