Vidyalelo
ECE · Q179

Embedded Systems

Engineering and GATE · ECE · question 179

Q179

Which of the following is the biggest challenge in the cache memory design?

A.
Coherency
Answer
B.
Memory access
C.
Size
D.
Delay

Answer: Option A

Solution

Answer: Option A
No explanation is given for this question Let's Discuss on Board