Vidyalelo
ECE · Q5

Signal Processing

Engineering and GATE · ECE · question 5

Q5

For a given sample-and-hold circuit, if the value of the hold capacitor is increased, then

A.
Drop rate decreases and acquisition time decreases
B.
Drop rate decreases and acquisition time increases
Answer
C.
Drop rate increases and acquisition time decreases
D.
Drop rate increases and acquisition time increases

Answer: Option B

Solution

Answer: Option B
No explanation is given for this question Let's Discuss on Board