Vidyalelo
ECE · Q68

VLSI Design And Testing

Engineering and GATE · ECE · question 68

Q68

Gate minimization technique is used to simplify the logic.

A.
True
Answer
B.
False

Answer: Option A

Solution

Answer: Option A
No explanation is given for this question Let's Discuss on Board