Q118
The sum (S) of A and B in a half Adder can be implemented by using K NAND gates. The value of K is
A.
3
B.
4
AnswerC.
5
D.
None of these
Answer: Option B
Solution
Answer: Option B
No explanation is given for this question Let's Discuss on Board