Vidyalelo
ECE · Q103

VLSI Design And Testing

Engineering and GATE · ECE · question 103

Q103

Which one of the following is the main factor for reducing the latch-up effect?

A.
Reduced p-well resistance
B.
Reduced n-well resistance
Answer
C.
Increased n-well resistance
D.
Increased p-well resistance

Answer: Option B

Solution

Answer: Option B
No explanation is given for this question Let's Discuss on Board