Vidyalelo
ECE · Q8

VLSI Design And Testing

Engineering and GATE · ECE · question 8

Q8

Which process produces a circuit which is less prone to latch-up effect?

A.
CMOS
B.
nMOS
C.
pMOS
D.
BiCMOS
Answer

Answer: Option D

Solution

Answer: Option D
No explanation is given for this question Let's Discuss on Board