Q173
In CMOS implementation of a NAND gate:
A.
All the PMOS and NMOS are in series
B.
The two PMOS are in parallel and two NMOS are in series
AnswerC.
All the PMOS and NMOS are in parallel
D.
The two PMOS are in series and two NMOS are in parallel
Answer: Option B
Solution
Answer: Option B
No explanation is given for this question Let's Discuss on Board