Vidyalelo
ECE · Q20

VLSI Design And Testing

Engineering and GATE · ECE · question 20

Q20

Interconnection pattern is made on . . . . . . . .

A.
Polysilicon layer
B.
Silicon-di-oxide layer
C.
Metal layer
Answer
D.
Diffusion layer

Answer: Option C

Solution

Answer: Option C
No explanation is given for this question Let's Discuss on Board