The method used to transfer data from I/O units to memory by suspending the memory-CPU data transfer for one memory cycle is called
Select an option to see the answer and solution.
ECE · all questionsMicroprocessors And Microcontrollers
Microprocessors And Microcontrollers
practice.
Practice every MCQ with options. Use Show answers when you want the correct option and solution.
238
Questions
5/12
Page
Pick an option on a question to see the right answer and solution.
Description of LAHF instruction in 8086 processor
Select an option to see the answer and solution.
The RST 5.5 interrupt service routine starts from location
Select an option to see the answer and solution.
Consider the following statements regarding 8051 microcontroller:
1. The size of RAM in 8051 is 128 bytes.
2. RAM locations 00-1FH are assigned to the register banks and stack.
3. RAM location 20-2FH are available as a place to save byte-sized data.
Which of the above statements are correct?
1. The size of RAM in 8051 is 128 bytes.
2. RAM locations 00-1FH are assigned to the register banks and stack.
3. RAM location 20-2FH are available as a place to save byte-sized data.
Which of the above statements are correct?
Select an option to see the answer and solution.
The total number of memory accesses involved (inclusive of the op-code fetch) when an 8085 processor executes the instruction LDA 2003 H is
Select an option to see the answer and solution.
What is the activity of the microprocessor 8086/8085 when the signals and are 1, 0 and 1 respectively in minimum mode?
Select an option to see the answer and solution.
A reserved area in RAM used for temporary storage of data, return addresses and content of registers during subroutine calls and interrupts is called:
Select an option to see the answer and solution.
The 8085 microprocessor instructions with required number of T states are given below. Which pair is correctly matched?
Select an option to see the answer and solution.
Match List-I correctly with List-II and select your answer using the options given below:
| List-I (Request) | List-II (Device) |
| a. Interrupt | 1. I/O device |
| b. Wait | 2. DMA controller |
| c. Hold | 3. Memory |
Select an option to see the answer and solution.
The frequency of the driving network connected between pins 1 and 2 of a 8086 chip must be
Select an option to see the answer and solution.
In an 8085 microprocessor system, the RST instruction will cause an interrupt
Select an option to see the answer and solution.
How many hardware interrupts are there in 8086?
Select an option to see the answer and solution.
The TRAP is one of the interrupts available in INTEL 8085. Which one of the following statements is true of TRAP?
Select an option to see the answer and solution.
The type of device used to interface a parallel data format with external equipment's serial format is
Select an option to see the answer and solution.
Which of the following interrupts has the lowest priority?
Select an option to see the answer and solution.
After assembly in 8086, any errors in program syntax can be found by examining the . . . . . . . . file.
Select an option to see the answer and solution.
How may interrupt request lines are available in programmable interrupt controller 8259A?
Select an option to see the answer and solution.
Single-bit indicators that may be set or clear to show the results of logical or arithmetic operations are the-
Select an option to see the answer and solution.
In an 8086 microprocessor, the code segment (CS) register contains 2500H and index pointer (IP) contains 1000H. What will be the address of the physical memory location?
Select an option to see the answer and solution.
Q100
Open questionWhich of the following addressing mode is not usable in XCH instruction of 8051 microcontroller?
Select an option to see the answer and solution.