Vidyalelo
ECE · all questions

Digital Electronics
practice.

Practice every MCQ with options. Use Show answers when you want the correct option and solution.

301

Questions

3/16

Page

Pick an option on a question to see the right answer and solution.

The number of product terms in the minimized sum-of-product expression obtained through the following K = map is (where, "d" denotes don't care states)
1 0 0 1
0 d 0 0
0 0 d 1
1 0 0 1

Select an option to see the answer and solution.

The highest speed counter is

Select an option to see the answer and solution.

The circuit shown in figure realizes the function:
Digital Electronics mcq question image

Select an option to see the answer and solution.

Given the decimal number -19, and eight bit two's complement representation is given by

Select an option to see the answer and solution.

A DEMUX with an 8-bit select input has:

Select an option to see the answer and solution.

If the output of a logic gate is '1' when all its inputs are at logic '0', the gate is either

Select an option to see the answer and solution.

Which of the following flip-flop cannot be converted to D-type (delay) flip-flop

Select an option to see the answer and solution.

Among the following types of A/D converters, name the one which the analog signal is sampled at a frequency much higher than the Nyquist rate

Select an option to see the answer and solution.

The number of comparators carried out in a 5 bit flash type A/D converter is

Select an option to see the answer and solution.

In the expression A(A + B) by writing the first term A as (A + 0), the expression is best simplified as

Select an option to see the answer and solution.

In a 3-input CMOS NAND gate, the substrate terminals of NMOS transistors are grounded (lowest potential available in the circuit) and the substrate terminals of PMOS transistors are connected to VDD (maximum positive potential in the circuit). Which of the following transistors may suffer in this circuit from body bias effect?

Select an option to see the answer and solution.

A 2-bit synchronous counter using two J-K flip flops is shown. The expressions for the inputs to the J-K flip flops are also shown in the figure. The output sequence of the counter starting from Q1Q2 = 00 is
Digital Electronics mcq question image

Select an option to see the answer and solution.

Consider the following statements describing the property of a complementary MOS (CMOS) inverter:
1. It is a combination of an n-channel FET and a p-channel FET.
2. There is power dissipation when the input carriers the logical 1 signal.
3. There is no power dissipation when the input carries the logic 1 signal.
4. There is power dissipation during transition from 0 to 1 or from 1 to 0.
Which of the statements given above are correct:

Select an option to see the answer and solution.

For the Boolean expression     how many 1's are in the output column of the truth table

Select an option to see the answer and solution.

The Boolean expression for the output of the logic circuit shown in the figure is
Digital Electronics mcq question image

Select an option to see the answer and solution.

With the availability of 16 × 4 memory size, how many ICs (memory chips) will be required for the expansion of its word size in order to obtain 16 × 8 memory?

Select an option to see the answer and solution.

An X-Y flip-flop, whose characteristic table is given below is to be implemented using J-K flip-flop. This can be done making
X Y Qn+1
0 0 1
0 1 Qn
1 0
1 1 0

Select an option to see the answer and solution.

The IC used for making a bidirectional universal shift register is-

Select an option to see the answer and solution.

The output Y of the circuit shown below is
Digital Electronics mcq question image

Select an option to see the answer and solution.

Consider the bit pattern 01010001. Which of the following has Hamming distance of exactly 2 from these patterns?

Select an option to see the answer and solution.