A 5 bit DAC has a current output. For a digital input of 10100, an output current of 10 mA is produced. What will be the output current for a digital input of 11101?
A. 14.5 mA
B. 10 mA
C. 100 mA
D. Not possible to calculate
Select an option to see the answer and solution.
In the figure shown, X
2 X
1 X
0 will be 1's complement of A
2 A
1 A
0 if
A 0 = A 1 = A 2
A. Y = 0
B. Y = 1
C. Y = A 0 = A 1 = A 2
D. Y = A 0 = A 1 = A 2
Select an option to see the answer and solution.
A standard CMOS inverter is designed with equal rise and fall times (βn = βp ). If the width of the PMOS transistor in the inverter is increased, what would be the effect on the LOW noise margin (NML ) and the HIGH noise margin NMH ?
A. NML decreases and NMH increases
B. No change in the noise margins
C. Both NML and NMH increase
D. NML increases and NMH decreases
Select an option to see the answer and solution.
A divide-by-78 counter can be realized by using
A. 6 no's of mod-13 counters
B. 13 no's of mod-6 counters
C. One mod-13 counter following by one mod-6 counters
D. 13 no's of mod-13 counters
Select an option to see the answer and solution.
The circuit shown in the following figure is a . . . . . . . . gate.
Select an option to see the answer and solution.
A 10 bit ADC has a range of ±5 V. The resolution of the ADC is approximately
A. 10 mV
B. 100 mV
C. 0.5 V
D. 1 V
Select an option to see the answer and solution.
A dynamic RAM consists of
A. 6 transistors
B. 2 transistors and 2 capacitors
C. 1 transistor and 1 capacitor
D. 2 capacitors only
Select an option to see the answer and solution.
Considering signed-magnitude representation for negative numbers, -42 will be stored into an 8-bit memory space as
A. 10101010
B. 10110111
C. 10110010
D. 10100001
Select an option to see the answer and solution.
The decoding error of the counter can be avoided by
A. Increasing propagation delay of flip-flops used in the counter
B. Using very fast logic gates
C. Using the strobe signal
D. Reducing the propagation delay of flip-flops used in the counter
Select an option to see the answer and solution.
The current mode logic (CML) is same as
Select an option to see the answer and solution.
A 4-line-to-1-line multiplexer shown in figure-I (the same as per IEEE convention is shown in figure-II) is fed with three logic inputs A, B and C as shown. The output of the multiplexer will be
A. ∑m(0, 1, 2, 4)
B. ∑m(0, 3, 5, 7)
C. ∑m(3, 5, 6, 7)
D. ∑m(1, 2, 5, 6)
Select an option to see the answer and solution.
The number FF in hexadecimal system has equivalence in decimal system to
Select an option to see the answer and solution.
Negative NOR (a NOR in the negative positive logic system) becomes a Positive
A. NAND
B. NOR
C. OR
D. None of these
Select an option to see the answer and solution.
Which of the following counter can be used to divide the clock frequency of a microprocessor by 5?
A. 3 bit counter
B. 5 bit counter
C. mod 3 counter
D. mod 5 counter
Select an option to see the answer and solution.
The Boolean equation X = [ ( A + B ) ( B + C ) ] B can be simplified to
Select an option to see the answer and solution.
The output equivalent circuit of following circuit is
Select an option to see the answer and solution.
The Boolean functions can be expressed in canonical SOP (sum of products) and POS (Product of sums) form. For the function, Y = A + B C, which are such two forms
A. Y = Σ(1, 2, 6, 7) and Y = Π(0, 2, 4)
B. Y = Σ(1, 4, 5, 6, 7) and Y = Π(0, 2, 3)
C. Y = Σ(1, 2, 5, 6, 7) and Y = Π(0, 2, 3)
D. Y = Σ(1, 2, 4, 5, 6, 7) and Y = Π(0, 2, 3)
Select an option to see the answer and solution.
The sum (S) of A and B in a half Adder can be implemented by using K NAND gates. The value of K is
Select an option to see the answer and solution.
A mealy state machine's output depends on
A. State and outputs
B. Inputs
C. State
D. State and inputs
Select an option to see the answer and solution.
The outputs Q and Q of master slave S-R flip-flop are connected to its R and S inputs respectively. The output Q when clock pulses are applied will be
A. Permanently 0
B. Permanently 1
C. Fixed 0 or 1
D. Complementing with every clock pulse
Select an option to see the answer and solution.